60V, 50A, 13.7mΩ N-channel Power Trench MOSFET

JMTK50N06B

Features

- $\bullet \;\;$ Excellent $R_{DS(ON)}$ and Low Gate Charge
- 100% UIS Tested
- 100% ΔVds Tested
- Halogen-free; RoHS-compliant


Applications

- Load Switch
- PWM Application
- Power Management


Product Summary

Parameters	Value	Unit
V_{DSS}	60	V
$V_{GS(th)_Typ}$	1.6	V
$I_D(@V_{GS}=10V)$	50	Α
$R_{DS(ON)_Typ}(@V_{GS}=10V$	12.2	mΩ
$R_{DS(ON)_Typ}(@V_{GS}=4.5V$	13.7	mΩ










Pin Assignment



Schematic Diagram

Ordering Information

Device	Marking	MSL	Form	Package	Reel(pcs)	Per Carton (pcs)
JMTK50N06B	JMTK50N06B	3	Tape&Reel	TO-252-3L	2500	25000

Absolute Maximum Ratings (@ T_C = 25°C unless otherwise specified)

Symbol	Parameter		Value	Unit
V_{DS}	Drain-to-Source Voltage		60	V
V_{GS}	Gate-to-Source Voltage		±20	V
I _D	Continuous Drain Current	$T_C = 25^{\circ}C$	50	Α
		$T_C = 100$ °C	31	_ ^
I _{DM}	Pulsed Drain Current (1)		Refer to Fig.4	Α
E _{AS}	Single Pulsed Avalanche Energ	gy ⁽²⁾	59	mJ
P_D	Power Dissipation	$T_0 = 25^{\circ}C$ 40.3	40.3	W
	Fower Dissipation	$T_C = 100$ °C	16.1	7 7
T_{J}, T_{STG}	Junction & Storage Temperature Range		-55 to 150	°C

Thermal Characteristics

Symbol	Parameter	Max	Unit
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient (3)	49	°C/W
R_{AIC}	Thermal Resistance, Junction to Case	3.1	C/VV



Electrical Characteristics (T_J = 25°C unless otherwise specified)


Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
Off Characteristics						
V _{(BR)DSS}	Drain-Source Breakdown Voltage	$I_D = 250 \mu A, V_{GS} = 0 V$	60	-	-	V
I _{DSS}	Zero Gate Voltage Drain Current	$V_{DS} = 60V, V_{GS} = 0V$	-	-	1.0	μА
I _{GSS}	Gate-Body Leakage Current	$V_{DS} = 0V, V_{GS} = \pm 20V$	-	-	±100	nA
On Cha	On Characteristics					
$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_{D} = 250 \mu A$	1.1	1.6	2.5	V
D	Static Drain-Source ON-Resistance ⁽⁴⁾	$V_{GS} = 10V, I_D = 30A$	-	12	15.0	mΩ
R _{DS(ON)}		$V_{GS} = 4.5V, I_D = 20A$	-	14	21.0	mΩ
Dynami	ic Characteristics					
R_{g}	Gate Resistance	f = 1MHz	-	2.4	-	Ω
C _{iss}	Input Capacitance	.,	1900	2660	3591	pF
C _{oss}	Output Capacitance	$V_{GS} = 0V, V_{DS} = 30V,$ f = 1MHz	85	119	161	pF
C _{rss}	Reverse Transfer Capacitance	1 - 1101112	69	96	130	pF
Qg	Total Gate Charge		36	50	68	nC
Q_{gs}	Gate Source Charge	$V_{GS} = 0 \text{ to } 10V$ $V_{DS} = 30V, I_{D} = 30A$	7	10	14	nC
Q_{gd}	Gate Drain("Miller") Charge	V DS = 30 V, ID = 30A	7	9	12	nC
Switching Characteristics						
t _{d(on)}	Turn-On DelayTime		-	9	-	ns
t _r	Turn-On Rise Time	$V_{GS} = 10V, V_{DD} = 30V$	-	31	-	ns
$t_{d(off)}$	Turn-Off DelayTime	$I_D = 30A$, $R_{GEN} = 3\Omega$	-	44	-	ns
t _f	Turn-Off Fall Time		-	8	-	ns
Body D	iode Characteristics					
Is	Maximum Continuous Body Diode Forward Current		-	-	50	Α
I _{SM}	Maximum Pulsed Body Diode Forward Current		-	-	198	Α
V _{SD}	Body Diode Forward Voltage	$V_{GS} = 0V, I_{S} = 30A$	-		1.2	V
trr	Body Diode Reverse Recovery Time	1 204 4:/4+ 4004/:	16	22	30	ns
Qrr	Body Diode Reverse Recovery Charge	I _F = 30A, di/dt = 100A/us	-	25.2	-	nC

Notes:

- 1. Repetitive Rating: Pulse Width Limited by Maximum Junction Temperature.
- $2.~E_{AS}~condition:~Starting~T_J=25C,~V_{DD}=30V,~V_{GS}=10V,~R_G=250hm,~L=0.5mH,~I_{AS}=15.96A,~V_{DD}=0V~during~time~in~avalanche.$
- 3. $R_{\theta JA}$ is measured with the device mounted on a 1inch² pad of 2oz copper FR4 PCB.
- 4. Pulse Test: Pulse Width≤300µs, Duty Cycle≤0.5%.



Typical Performance Characteristics








Figure 3: Normalized Maximum Transient Thermal Impedance







Typical Performance Characteristics

Figure 5: Output Characteristics




Figure 6: Typical Transfer Characteristics




Figure 7: On-resistance vs. Drain Current




Figure 8: Body Diode Characteristics




Figure 9: Gate Charge Characteristics





Figure 10: Capacitance Characteristics





Typical Performance Characteristics

Figure 11: Normalized Breakdown voltage vs.
Junction Temperature




Figure 13: Normalized Threshold Voltage vs. Junction Temperature




Figure 15: Maximum Safe Operating Area






Figure 12: Normalized on Resistance vs.
Junction Temperature







Test Circuit




Figure 1: Gate Charge Test Circuit & Waveform




Figure 2: Resistive Switching Test Circuit & Waveform




Figure 3: Unclamped Inductive Switching Test Circuit& Waveform





Figure 4: Diode Recovery Test Circuit & Waveform


M



Package Mechanical Data(TO-252-3L)



Recommended Soldering Footprint



Information furnished in this document is believed to be accurate and reliable. However, Jiangsu JieJie Microelectronics Co.,Ltd assumes no responsibility for the consequences of use without consideration for such information nor use beyond it. Information mentioned in this document is subject to change without notice, apart from that when an agreement is signed, Jiangsu JieJie complies with the agreement. Products and information provided in this document have no infringement of patents. Jiangsu JieJie assumes no responsibility for any infringement of other rights of third parties which may result from the use of such products and information.



is a registered trademark of Jiangsu JieJie Microelectronics Co.,Ltd.