100V, 138A, 3.8mΩ N-channel Power SGT MOSFET

JVC113T

Features

- $\bullet \;\;$ Excellent $R_{DS(ON)}$ and Low Gate Charge
- 100% UIS Tested
- 100% ΔVds Tested
- Halogen-free; RoHS-compliant

Applications

- Load Switch
- PWM Application
- Power Management


Product Summary

Parameters	Value	Unit
V_{DSS}	100	V
$V_{GS(th)_Typ}$	3.0	V
$I_D(@V_{GS}=10V)$	138	Α
$R_{DS(ON)_Typ}(@V_{GS}=10V$	3.8	mΩ










Pin Assignment



Schematic Diagram

Ordering Information

Device	Marking	MSL	Form	Package	Tube(pcs)	Per Carton (pcs)
JVC113T	C113T	N/A	Tube	TO-220-3L	50	5000

Absolute Maximum Ratings (@ $T_C = 25$ °C unless otherwise specified)

Symbol	Parameter		Value	Unit
V_{DS}	Drain-to-Source Voltage		100	V
V_{GS}	Gate-to-Source Voltage		±20	V
I _D	Continuous Drain Current	$T_C = 25^{\circ}C$	138	Α
ıD	Continuous Diam Current	$T_C = 100$ °C	87	A
I _{DM}	Pulsed Drain Current (1)		Refer to Fig.4	Α
E _{AS}	Single Pulsed Avalanche Energy	/ ⁽²⁾	800	mJ
P _D		$T_C = 25^{\circ}C$	208	W
		$T_C = 100$ °C	83	V V
T_{J}, T_{STG}	Junction & Storage Temperature R	ange	-55 to 150	°C

Thermal Characteristics

Symbol	Parameter	Max	Unit
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient ⁽³⁾	Junction to Ambient ⁽³⁾ 70	
$R_{\theta JC}$	Thermal Resistance, Junction to Case	0.6	°C/W



Electrical Characteristics (T_J = 25°C unless otherwise specified)

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
Off Cha	racteristics					
$V_{(BR)DSS}$	Drain-Source Breakdown Voltage	$I_D = 250 \mu A, V_{GS} = 0 V$	100	-	-	V
I _{DSS}	Zero Gate Voltage Drain Current	$V_{DS} = 80V, V_{GS} = 0V$	-	-	1.0	μА
I _{GSS}	Gate-Body Leakage Current	$V_{DS} = 0V, V_{GS} = \pm 20V$	-	-	±100	nA
On Cha	racteristics	•				
$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_{D} = 250 \mu A$	2.1	3.0	3.9	V
R _{DS(ON)}	Static Drain-Source ON-Resistance ⁽⁴⁾	$V_{GS} = 10V, I_D = 20A$	-	3.8	5.0	mΩ
Dynami	c Characteristics					
R_{g}	Gate Resistance	f = 1MHz	-	2.2	-	Ω
C _{iss}	Input Capacitance		4086	5720	7722	pF
C _{oss}	Output Capacitance	$V_{GS} = 0V, V_{DS} = 50V,$ f = 1MHz	649	909	1228	pF
C _{rss}	Reverse Transfer Capacitance	1 - 11/11/12	21	30	40	pF
Qg	Total Gate Charge		61	86	116	nC
Q_{gs}	Gate Source Charge	$V_{GS} = 0 \text{ to } 10V$ $V_{DS} = 50V, I_{D} = 20A$	21	30	40	nC
Q_{gd}	Gate Drain("Miller") Charge	V DS = 30 V, ID = 20/1	14	19	26	nC
0 '(-1 '						
	ng Characteristics Turn-On DelayTime	1		25	_	
t _{d(on)}	, , , , , , , , , , , , , , , , , , ,	-	-	25		ns
t _r	Turn-On Rise Time	$V_{GS} = 10V, V_{DD} = 50V$	-	41	-	ns
t _{d(off)}	Turn-Off DelayTime	I_{D} = 20A, R_{GEN} = 6.2 Ω	-	67	-	ns
t _f	Turn-Off Fall Time		-	42	-	ns
	iode Characteristics	<u> </u>		Ι	T	Ι.
I _S	Maximum Continuous Body Diode Forward	Current	-	-	138	Α
I _{SM}	Maximum Pulsed Body Diode Forward Curre	ent	-	-	553	Α
V_{SD}	Body Diode Forward Voltage	$V_{GS} = 0V, I_{S} = 20A$	-		1.2	V
trr	Body Diode Reverse Recovery Time	I _F = 20A, di/dt = 100A/us	59	82	111	ns
Qrr	Body Diode Reverse Recovery Charge	1 20/1, ai/at - 100//us	-	223	-	nC

Notes:

^{1.} Repetitive Rating: Pulse Width Limited by Maximum Junction Temperature.


 $^{2.\;}E_{AS}\;condition:\;Starting\;T_J=25C,\;V_{DD}=15V,\;V_{GS}=10V,\;R_G=25ohm,\;L=3mH,\;I_{AS}=23.1A,\;V_{DD}=0V\;during\;time\;in\;avalanche.$

^{3.} $R_{\theta JA}$ is measured with the device mounted on FR-4 substrate PC board, 2oz copper, with minimum recommended pad layout.

^{4.} Pulse Test: Pulse Width≤300µs, Duty Cycle≤0.5%.



Typical Performance Characteristics








Figure 3: Normalized Maximum Transient Thermal Impedance







Typical Performance Characteristics

Figure 5: Output Characteristics




Figure 6: Typical Transfer Characteristics




Figure 7: On-resistance vs. Drain Current




Figure 8: Body Diode Characteristics




Figure 9: Gate Charge Characteristics





Figure 10: Capacitance Characteristics





Typical Performance Characteristics

Figure 11: Normalized Breakdown voltage vs. Junction Temperature




Figure 13: Normalized Threshold Voltage vs. Junction Temperature




Figure 15: Maximum Safe Operating Area






Figure 12: Normalized on Resistance vs. Junction Temperature







Test Circuit




Figure 1: Gate Charge Test Circuit & Waveform




Figure 2: Resistive Switching Test Circuit & Waveform




Figure 3: Unclamped Inductive Switching Test Circuit& Waveform





Figure 4: Diode Recovery Test Circuit & Waveform



Package Mechanical Data(TO-220-3L)



	Dimensions						
Ref.	Millimeters			Inches			
	Min.	Тур.	Max.	Min.	Тур.	Max.	
Α	4.40		4.60	0.173		0.181	
В	0.70		0.90	0.028		0.035	
С	0.45		0.60	0.018		0.024	
C2	1.23		1.32	0.048		0.052	
C3	2.20		2.60	0.087		0.102	
D	8.90		9.90	0.350		0.390	
E	9.90		10.3	0.390		0.406	
F	6.30		6.90	0.248		0.272	
G		2.54			0.1		
Н	28.0		29.8	1.102		1.173	
L1		3.39			0.133		
L2	1.14		1.70	0.045		0.067	
L3	2.65		2.95	0.104		0.116	
Φ		3.6			0.142		

Information furnished in this document is believed to be accurate and reliable. However, Jiangsu JieJie Microelectronics Co.,Ltd assumes no responsibility for the consequences of use without consideration for such information nor use beyond it. Information mentioned in this document is subject to change without notice, apart from that when an agreement is signed, Jiangsu JieJie complies with the agreement. Products and information provided in this document have no infringement of patents. Jiangsu JieJie assumes no responsibility for any infringement of other rights of third parties which may result from the use of such products and information.



is a registered trademark of Jiangsu JieJie Microelectronics Co.,Ltd.